A novel Tunneling Field-Effect Transistor (TFET) with a Lshaped Ge source is investigated. The device comprises a Ge source that extends underneath a Si-channel region and separated from the drain by an insulator (SiO 2 ). By optimizing the overlap length of the extended source L OV and the Si body thickness T Si , the current due to vertical band-to-band tunneling (BTBT) of the Ge-Si heterojunction could be increased significantly and is scalable with L OV . This leads to higher I ON and improved S. The SiO 2 also reduces off-state current I OFF by reducing the drain coupling. With extensive simulation, the device physics and design guidelines of the novel structure are outlined. In this paper, an alternative novel structure with a L-shaped source for increased vertical tunneling region beneath the channel is proposed [ Fig. 1(a) ]. An insulator (SiO 2 ) is positioned between the source and drain to reduce the drain coupling effect on the tunneling junction and to reduce I OFF . Extensive simulation study of the effects of overlap length and silicon thickness on the ON state current and sub-threshold swing of TFET is carried out. In addition, the physics and device design of the novel structure are explored in detail.
INTRODUCTION
Tunneling Field-Effect Transistor (TFET) is a promising logic device that can achieve a high I ON /I OFF ratio for sub-0.5 V supply voltage V DD and significant reduction in power consumption [1] - [4] . The TFET operates on band-to-band tunneling BTBT and can achieve a sub-60 mV/decade subthreshold swing S at room temperature. However, TFET suffers from low drive current. Various works to alleviate this issue have been reported, including use of hetero-junction [5] , multi-gate device architecture [6] , bandgap engineering [7] - [8] , and specially-designed source structures [9] .
In this paper, an alternative novel structure with a L-shaped source for increased vertical tunneling region beneath the channel is proposed [ Fig. 1(a) ]. An insulator (SiO 2 ) is positioned between the source and drain to reduce the drain coupling effect on the tunneling junction and to reduce I OFF . Extensive simulation study of the effects of overlap length and silicon thickness on the ON state current and sub-threshold swing of TFET is carried out. In addition, the physics and device design of the novel structure are explored in detail.
DEVICE STRUCTURE AND METHODOLOGY
The basic device structure comprises a single-gated Si-body TFET with Ge extended source as shown in Fig. 1 . A SiO 2 region is adjacent to the Ge extended source and beneath the drain region. A two-dimensional (2D) TCAD simulator with a physics-based nonlocal BTBT algorithm [10] was developed and used for this simulation. For all simulations, the device has a gate length of 50 nm and EOT of 0. Fig. 3(b) ]. Hence, a higher gate voltage is needed to reduce the tunneling width. Fig. 4 shows the trend of increased lateral tunneling width with increasing L OV . The higher I ON and steeper S for larger L OV are the result of increased number of vertical tunneling paths. For L OV = 0, the dominant current conducting path is lateral tunneling and it gets weaker further from the surface. For L OV = 30 nm, vertical tunneling is the main contribution to higher I ON . A more uniform BTBT in the vertical hetero-junction direction leads to initiation of tunneling from the Ge-Source to Si-body at a similar V G in the tunneling region, resulting in steeper S. This is verified by the better uniformity of BTBT rate contour for the device with L OV = 30 nm compared to the control device at T Si = 5 nm (Fig. 5) .
The impact of L OV on I ON for various T Si is illustrated in Fig. 6 . I ON decreases with increasing T Si . This is caused by the weakening of gate coupling to the channel [11] due to thicker T Si . As such the BTBT generation rate of the device with thicker T Si of 10 nm is about 2 orders of magnitude lower than that in a device with thinner body (Fig. 7) . S is lower for a larger L OV and a thinner T Si (Fig. 8) , contributed by the better uniformity of BTBT along the vertical tunneling direction.
For device with L G = 50 nm, the impact of L OV is less significant due to weak vertical tunneling when T si is greater than 10 nm. For higher I ON and steeper S, T si smaller than 8 nm and L OV greater 10 nm should be used.
CONCLUSION
A novel TFET with L-shaped Ge source is studied. The device physics and design is detailed through 2-D simulation. It is found that the source overlap region underneath the channel region improves I ON and S. This is due to the more dominant and uniform vertical tunneling from the Ge source to the Si channel. In order to achieve this, the Si channel needs to be thin enough for more effective gate-to-channel coupling. As such, I ON is scalable with L OV . This alleviates the I ON limitation and scalability issue faced by most lateral TFET design. 
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